Skip to main content
Cisco Systems, Inc. is seeking an ASIC Implementation Technical Lead focused on Design-for-Test within the Silicon One team. You will work with Front-end RTL and backend physical design teams to define DFT requirements early in the design cycle and help craft next‐generation networking chips. You will drive DFT and quality processes through the implementation flow and post-silicon validation, with exposure to signoff activities and collaboration with ATE engineers on pattern translation.

Also on the board Same function, level within a rung

Level

Lead

Location

San Jose, CA

Occupation

Computer Hardware Engineers

Industry

Semiconductor and Related Device Manufacturing

Posted

yesterday

Apply for this role (opens in a new tab)