Delos Data Inc., based in Silicon Valley with a mix of remote and on-site work, seeks a Senior DFT Verification Engineer to build robust verification environments for ASIC DFT logic. You will drive coverage-driven verification, collaborate with DFT and manufacturing teams, and contribute to pre-silicon MBIST/scan testing using TestMax and Tessent. The role requires deep SystemVerilog/UVM expertise, gate-level concepts, and scripting in Python to automate regression and enhance verification

Also on the board Same function, level within a rung

Level

Senior

Location

Palo Alto, CA

Occupation

Validation Engineers

Industry

Semiconductor and Related Device Manufacturing

Posted

today

Apply for this role →