Cadence Design Systems seeks an experienced Lead Analog IC Designer to drive the design and development of analog/mixed signal blocks from concept through verification. Candidates should have 3+ years in CMOS SerDes or high-speed I/O, with strong CAD tool proficiency and a track record in advanced node design. The role offers a competitive salary in California, eligibility for incentive compensation, and comprehensive benefits.

Also on the board Same function, level within a rung

Level

Lead

Location

San Jose, CA

Occupation

Electronics Engineers, Except Computer

Industry

Semiconductor and Related Device Manufacturing

Posted

5 days ago

Apply for this role →