Skip to main content
AMD is seeking an ASIC Design Engineer to join its San Jose team. You will work within the front-end design/integration group to deliver high-quality silicon and achieve first-pass silicon success. Collaborate with Architecture, IP Design, Physical Design, and Product Engineering to drive RTL to GDS efforts and optimize DFT, ATPG, and test coverage. Hybrid work in San Jose, CA is offered and the role emphasizes strong communication and detail orientation.

Also on the board Same function, level within a rung

Level

Lead

Location

San Jose, CA

Occupation

Computer Hardware Engineers

Industry

Semiconductor and Related Device Manufacturing

Posted

3 days ago

Apply for this role (opens in a new tab)