Hewlett Packard Enterprise is seeking an accomplished Director-level ASIC Design Leader to drive RTL implementation and tapeout readiness for next-generation networking ASICs. You will lead architecture-to-production efforts, align with architecture, verification, physical design, software, and product teams, and set standards for design quality and delivery. In this role, you will shape technology strategy, manage multiple ASIC programs, and mentor senior engineers to build a high-performing,

Also on the board Same function, level within a rung

Level

Manager

Location

Roseville, CA

Occupation

Computer Hardware Engineers

Industry

Electronic Computer Manufacturing

Posted

9 days ago

Apply for this role →