Cadence Design Systems seeks a Design Verification Architect / Director to lead the Processor Verification team in San Jose, CA, and Austin, TX. You will verify microprocessor cores and peripherals, craft verification plans, and implement testbenches and coverage monitors for highly complex CPU designs. The role requires 17+ years in design verification, strong leadership, and deep knowledge of System Verilog/UVM.

Also on the board Same function, level within a rung

Level

Manager

Location

San Jose, CA

Occupation

Computer Hardware Engineers

Industry

Electronic Computer Manufacturing

Posted

9 days ago

Apply for this role →