tensordyneSunnyvale, CA
Senior ASIC STA Engineer Timing & Full-Chip Mastery
Senior ASIC STA Engineer Timing & Full-Chip Mastery
Senior ASIC STA Engineer Timing & Full-Chip Mastery
tensordyneSunnyvale, CA
yesterday
Computer Hardware EngineersElectronics Engineers, Except ComputerComputer Systems Engineers/Architects
Semiconductor and Related Device ManufacturingResearch and Development in the Physical, Engineering, and Life Sciences (except Nanotechnology and Biotechnology)Computer Systems Design Services
Apply for this role →Tensordyne, a Sunnyvale-based AI system solutions company, is seeking a senior ASIC STA lead to drive frontend physical design and timing closure across full-chip and block-level workstreams. You will collaborate with a global team, develop scalable STA workflows, and optimize timing with Cadence/Synopsys tools in a fast-paced HPC environment. Ideal candidates have 10+ years in ASIC design, strong SDC skills for PCIe/SerDes interfaces, and a track record leading backend teams, while enjoying a
Also on the board Same function, level within a rung
Level
Lead
Location
Sunnyvale, CA
Occupation
Computer Hardware Engineers
Industry
Semiconductor and Related Device Manufacturing
Posted
yesterday