Skip to main content
Synopsys, Inc. is seeking an experienced ASIC physical design engineer in San Diego to drive tapeout-ready implementations. You will work on 7nm and below nodes, writing TCL and Python to automate flows, and balancing PPA with schedule and resources. You will collaborate with R&D and field teams to translate customer needs into design requirements and contribute to AI-assisted optimization initiatives, with occasional on-site customer support.

Also on the board Same function, level within a rung

Level

Lead

Location

San Diego, CA

Occupation

Electronics Engineers, Except Computer

Industry

Semiconductor and Related Device Manufacturing

Posted

2 days ago

Apply for this role (opens in a new tab)