Keysight Technologies in Colorado Springs seeks an experienced Physical Design R&D engineer responsible for the physical design and tape release of digital and mixed signal ASICs. You will lead module and SoC implementation from RTL to GDS, addressing timing, power, and sign-off across cross-functional teams. The role requires strong industry tapeout experience, leadership, and collaboration with foundries and vendors.

Also on the board Same function, level within a rung

Level

Lead

Location

Colorado Springs, CO

Occupation

Computer Hardware Engineers

Industry

Semiconductor and Related Device Manufacturing

Posted

yesterday

Apply for this role →