Intellipro in Tempe, AZ is seeking an Analog Designer – Timing to join the timing product development team for high-performance networking and data center applications. This full-time, on-site role offers the chance to work on novel timing products with a talented team. You will design mixed-signal modules, contribute from definition to release, and mentor layout engineers. A MSEE with 3+ years and hands-on Cadence Spectre/AMS experience are required; knowledge of PLL, phase noise, and 65nm CMOS

Also on the board Same function, level within a rung

Level

Senior

Location

Tempe, AZ

Occupation

Electronics Engineers, Except Computer

Industry

Semiconductor and Related Device Manufacturing

Posted

yesterday

Apply for this role →
Senior Analog Timing Designer – High-Performance ICs at ipro...