Skip to main content
Cisco Systems, Inc. in San Jose, CA, is seeking a senior RTL design engineer focused on Design for Test (DFT) for Silicon One. You will collaborate with front-end RTL and backend physical design teams to deliver robust silicon solutions and ensure performance and reliability. The role requires 7+ years in Electrical/CS engineering, strong Verilog/System Verilog, and experience with front-end tools (simulators, linting, CDC, synthesis, formal verification).

Also on the board Same function, level within a rung

Level

Lead

Location

San Jose, CA

Occupation

Computer Hardware Engineers

Industry

Semiconductor and Related Device Manufacturing

Posted

today

Apply for this role (opens in a new tab)