7rays semiconductorsSan Jose, CA
Senior/Lead STA Engineer
Senior/Lead STA Engineer
Senior/Lead STA Engineer
7rays semiconductorsSan Jose, CA
today
Semiconductor and Related Device ManufacturingOther Electronic Component ManufacturingSemiconductor Machinery Manufacturing
Apply for this role →We are seeking a Senior/Staff Physical Design Engineer with deep expertise in top-level clock architecture and CTS implementation for advanced-node SoCs (5nm / 3nm / 2nm).The ideal candidate will have strong experience designing large-scale clock distribution networks including H-Tree, Mesh, and Hybrid architectures while driving ultra-low skew clock signoff. You will collaborate with Physical Design, STA, RTL, and Power teams to ensure robust clock quality and tapeout readiness.
Key Responsibilities:
Design and optimize top-level clock distribution architectures.
Implement and analyze:
- H-TreeClock MeshHybrid Clock Structures
- Drive CTS for low skew and balanced latency.
- Optimize clock power using advanced gating techniques.
- Validate clock signal integrity and duty cycle distortion (DCD).Debug large-scale clocking issues across full-chip integration.
- Collaborate with STA and PD teams for clock-timing convergence.
- Develop scalable methodologies for clock signoff closure.
- Ensure robust clock quality at advanced nodes and large die scale.
Also on the board Same function, level within a rung
Level
Lead
Location
San Jose, CA
Occupation
Electronics Engineers, Except Computer
Industry
Semiconductor and Related Device Manufacturing
Posted
today